000 01268nam a2200325Ia 4500
001 0000094200
005 20171002054835.0
006 m u
007 cr cn|||||||||
008 070227s2007 ne a sb 001 0 eng d
020 _z9780750668453 (pbk.)
020 _z0750668458 (pbk.)
035 _a(CaPaEBR)ebr10188606
035 _a(OCoLC)173502373
040 _aCaPaEBR
_cCaPaEBR
050 1 4 _aTK7895.G36
_bW55 2007eb
082 0 4 _a621.395
_222
100 1 _aWilson, Peter R.
_q(Peter Robert),
_d1939-
245 1 0 _aDesign recipes for FPGAs
_h[electronic resource] /
_cPeter R. Wilson.
260 _aAmsterdam ;
_aBoston ;
_aLondon :
_bNewnes,
_c2007.
300 _axxii, 289 p. :
_bill.
504 _aIncludes bibliographical references (p. [284]-285) and index.
533 _aElectronic reproduction.
_bPalo Alto, Calif. :
_cebrary,
_d2009.
_nAvailable via World Wide Web.
_nAccess may be limited to ebrary affiliated libraries.
650 0 _aField programmable gate arrays
_xDesign and construction.
650 0 _aGate array circuits.
655 7 _aElectronic books.
_2local
710 2 _aebrary, Inc.
856 4 0 _uhttp://site.ebrary.com/lib/daystar/Doc?id=10188606
_zAn electronic book accessible through the World Wide Web; click to view
908 _a170314
942 0 0 _cEB
999 _c83355
_d83355